 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Preliminary GS8662Q08/09/18/36E-300/250/200/167 165-Bump BGA Commercial Temp Industrial Temp Features * Simultaneous Read and Write SigmaQuadTM Interface * JEDEC-standard pinout and package * Dual Double Data Rate interface * Byte Write controls sampled at data-in time * Burst of 2 Read and Write * 1.8 V +100/-100 mV core power supply * 1.5 V or 1.8 V HSTL Interface * Pipelined read operation * Fully coherent read and write pipelines * ZQ pin for programmable output drive strength * IEEE 1149.1 JTAG-compliant Boundary Scan * Pin-compatible with present 9Mb, 18Mb, and 36Mb and future 144Mb devices * 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package * RoHS-compliant 165-bump BGA package available 72Mb SigmaQuad-II Burst of 2 SRAM 300 MHz-167 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Bottom View 165-Bump, 15 mm x 17 mm BGA 1 mm Bump Pitch, 11 x 15 Bump Array C clock inputs. C and C are also independent single-ended clock inputs, not differential inputs. If the C clocks are tied high, the K clocks are routed internally to fire the output registers instead. Because Separate I/O SigmaQuad-II B2 RAMs always transfer data in two packets, A0 is internally set to 0 for the first read or write transfer, and automatically incremented by 1 for the next transfer. Because the LSB is tied off internally, the address field of a SigmaQuad-II B2 RAM is always one address pin less than the advertised index depth (e.g., the 4M x 18 has a 2048K addressable index). SigmaQuadTM Family Overview The GSQ8662Q08/09/18/36E are built in compliance with the SigmaQuad-II SRAM pinout standard for Separate I/O synchronous SRAMs. They are 75,497,472-bit (72Mb) SRAMs. The GSQ8662Q08/09/18/36E SigmaQuad SRAMs are just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems. Clocking and Addressing Schemes The GSQ8662Q08/09/18/36E SigmaQuad-II SRAMs are synchronous devices. They employ two input register clock inputs, K and K. K and K are independent single-ended clock inputs, not differential inputs to a single differential clock input buffer. The device also allows the user to manipulate the output register clock inputs quasi independently with the C and Parameter Synopsis -300 tKHKH tKHQV 3.3 ns 0.45 ns -250 4.0 ns 0.45 ns -200 5.0 ns 0.45 ns -167 6.0 ns 0.5 ns Rev: 1.01 9/2005 1/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 2M x 36 SigmaQuad-II SRAM--Top View 1 A B C D E F G H J K L M N P R CQ Q27 D27 D28 Q29 Q30 D30 Doff D31 Q32 Q33 D33 D34 Q35 TDO 2 MCL/SA (288Mb) Q18 Q28 D20 D29 Q21 D22 VREF Q31 D32 Q24 Q34 D26 D35 TCK 3 SA D18 D19 Q19 Q20 D21 Q22 VDDQ D23 Q23 D24 D25 Q25 Q26 SA 4 W SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA 5 BW2 BW3 SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA 6 K K SA VSS VSS VSS VSS VSS VSS VSS VSS VSS SA C C 7 BW1 BW0 SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA 8 R SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA 9 SA D17 D16 Q16 Q15 D14 Q13 VDDQ D12 Q12 D11 D10 Q10 Q9 SA 10 MCL/SA (144Mb) Q17 Q7 D15 D6 Q14 D13 VREF Q4 D3 Q11 Q1 D9 D0 TMS 11 CQ Q8 D8 D7 Q6 Q5 D5 ZQ D4 Q3 Q2 D2 D1 Q0 TDI 11 x 15 Bump BGA--15 x 17 mm2 Body--1 mm Bump Pitch Notes: 1. BW0 controls writes to D0:D8; BW1 controls writes to D9:D17; BW2 controls writes to D18:D26; BW3 controls writes to D27:D35 2. MCL = Must Connect Low Rev: 1.01 9/2005 2/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 4M x 18 SigmaQuad-II SRAM--Top View 1 A B C D E F G H J K L M N P R CQ NC NC NC NC NC NC Doff NC NC NC NC NC NC TDO 2 MCL/SA (144Mb) Q9 NC D11 NC Q12 D13 VREF NC NC Q15 NC D17 NC TCK 3 SA D9 D10 Q10 Q11 D12 Q13 VDDQ D14 Q14 D15 D16 Q16 Q17 SA 4 W SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA 5 BW1 NC SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA 6 K K SA VSS VSS VSS VSS VSS VSS VSS VSS VSS SA C C 7 NC BW0 SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA 8 R SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA 9 SA NC NC NC NC NC NC VDDQ NC NC NC NC NC NC SA 10 SA NC Q7 NC D6 NC NC VREF Q4 D3 NC Q1 NC D0 TMS 11 CQ Q8 D8 D7 Q6 Q5 D5 ZQ D4 Q3 Q2 D2 D1 Q0 TDI 11 x 15 Bump BGA--15 x 17 mm2 Body--1 mm Bump Pitch Notes: 1. BW0 controls writes to D0:D8. BW1 controls writes to D9:D17. 2. MCL = Must Connect Low Rev: 1.01 9/2005 3/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 8M x 8 SigmaQuad-II SRAM--Top View 1 A B C D E F G H J K L M N P R CQ NC NC NC NC NC NC Doff NC NC NC NC NC NC TDO 2 SA NC NC D4 NC NC D5 VREF NC NC Q6 NC D7 NC TCK 3 SA NC NC NC Q4 NC Q5 VDDQ NC NC D6 NC NC Q7 SA 4 W SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA 5 NW1 NC SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA 6 K K SA VSS VSS VSS VSS VSS VSS VSS VSS VSS SA C C 7 NC NW0 SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA 8 R SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA 9 SA NC NC NC NC NC NC VDDQ NC NC NC NC NC NC SA 10 SA NC NC NC D2 NC NC VREF Q1 NC NC NC NC NC TMS 11 CQ Q3 D3 NC Q2 NC NC ZQ D1 NC Q0 D0 NC NC TDI 11 x 15 Bump BGA--15 x 17 mm2 Body--1 mm Bump Pitch Notes: 1. NW0 controls writes to D0:D3. NW1 controls writes to D4:D7. 2. MCL = Must Connect Low Rev: 1.01 9/2005 4/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 8M x 9 SigmaQuad-II SRAM -- Top View 1 A B C D E F G H J K L M N P R CQ NC NC NC NC NC NC Doff NC NC NC NC NC NC TDO 2 SA NC NC D5 NC NC D6 VREF NC NC Q7 NC D8 NC TCK 3 SA NC NC NC Q5 NC Q6 VDDQ NC NC D7 NC NC Q8 SA 4 W SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA 5 NC NC SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA 6 K K SA VSS VSS VSS VSS VSS VSS VSS VSS VSS SA C C 7 NC BW SA VSS VSS VDD VDD VDD VDD VDD VSS VSS SA SA SA 8 R SA VSS VSS VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VSS VSS SA SA 9 SA NC NC NC NC NC NC VDDQ NC NC NC NC NC NC SA 10 SA NC NC NC D3 NC NC VREF Q2 NC NC NC NC D0 TMS 11 CQ Q4 D4 NC Q3 NC NC ZQ D2 NC Q1 D1 NC Q0 TDI 11 x 15 Bump BGA--15 x 17 mm2 Body--1 mm Bump Pitch Note: MCL = Must Connect Low Rev: 1.01 9/2005 5/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Pin Description Table Symbol SA NC R W BW BW0-BW3 NW0-NW1 K K C C TMS TDI TCK TDO VREF ZQ Qn Dn Doff CQ CQ VDD VDDQ VSS Note: NC = Not Connected to die or any other pin Description Synchronous Address Inputs No Connect Synchronous Read Synchronous Write Synchronous Byte Write Synchronous Byte Writes Nybble Write Control Pin Input Clock Input Clock Output Clock Output Clock Test Mode Select Test Data Input Test Clock Input Test Data Output HSTL Input Reference Voltage Output Impedance Matching Input Synchronous Data Outputs Synchronous Data Inputs Disable DLL when low Output Echo Clock Output Echo Clock Power Supply Isolated Output Buffer Supply Power Supply: Ground Type Input -- Input Input Input Input Input Input Input Input Input Input Input Input Output Input Input Output Input Input Output Output Supply Supply Supply Comments -- -- Active Low Active Low Active Low x9 only Active Low x18/x36 only Active Low x8 only Active High Active Low Active High Active Low -- -- -- -- -- -- Active Low -- -- 1.8 V Nominal 1.5 or 1.8 V Nominal -- Rev: 1.01 9/2005 6/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Background Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are needed. Therefore, the SigmaQuad-II SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from Separate I/O SRAMs can cut the RAM's bandwidth in half. Alternating Read-Write Operations SigmaQuad-II SRAMs follow a few simple rules of operation. - Read or Write commands issued on one port are never allowed to interrupt an operation in progress on the other port. - Read or Write data transfers in progress may not be interrupted and re-started. - R and W high always deselects the RAM. - All address, data, and control inputs are sampled on clock edges. In order to enforce these rules, each RAM combines present state information with command inputs. See the Truth Table for details. SigmaQuad-II B2 SRAM DDR Read The read port samples the status of the Address Input and R pins at each rising edge of K. A low on the Read Enable-bar pin, R, begins a read cycle. Data can be clocked out after the next rising edge of K with a rising edge of C (or by K if C and C are tied high), and after the following rising edge of K with a rising edge of C (or by K if C and C are tied high). Clocking in a high on the Read Enable-bar pin, R, begins a read port deselect cycle. SigmaQuad-II B2 Double Data Rate SRAM Read First Read A NOP Write B Read C Write D Read E Write F Read G Write H K K Address A B C D E F G H R W BWx B B+1 D D+1 F F+1 H H+1 D B B+1 D D+1 F F+1 H H+1 C C Q A A+1 C C+1 E CQ CQ Rev: 1.01 9/2005 7/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 SigmaQuad-II B2 SRAM DDR Write The write port samples the status of the W pin at each rising edge of K and the Address Input pins on the following rising edge of K. A low on the Write Enable-bar pin, W, begins a write cycle. The first of the data-in pairs associated with the write command is clocked in with the same rising edge of K used to capture the write command. The second of the two data in transfers is captured on the rising edge of K along with the write address. Clocking in a high on W causes a write port deselect cycle. SigmaQuad-II B2 Double Data Rate SRAM Write First Write A Read B Read C Write D NOP Read E Write F Read G Write H NOP K K Address A B C D E F G H R W BWx A A+1 D D+1 F F+1 H H+1 D A A+1 D D+1 F F+1 H H+1 C C Q B B+1 C C+1 E E+1 CQ CQ Rev: 1.01 9/2005 8/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Power-Up Sequence for SigmaQuad-II SRAMs SigmaQuad-II SRAMs must be powered-up in a specific sequence in order to avoid undefined operations. Power-Up Sequence 1. Power-up and maintain Doff at low state. 1a. 1b. 1c. Apply VDD. Apply VDDQ. Apply VREF (may also be applied at the same time as VDDQ). 2. After power is achieved and clocks (K, K, C, C) are stablized, change Doff to high. 3. An additional 1024 clock cycles are required to lock the DLL after it has been enabled. Note: If you want to tie Doff high with an unstable clock, you must stop the clock for a minimum of 30 seconds to reset the DLL after the clocks become stablized. DLL Constraints * The DLL synchronizes to either K or C clock. These clocks should have low phase jitter (tKCVar on page 21). * The DLL cannot operate at a frequency lower than 119 MHz. * If the incoming clock is not stablized when DLL is enabled, the DLL may lock on the wrong frequency and cause undefined errors or failures during the initial stage. Power-Up Sequence (Doff controlled) Power UP Interval Unstable Clocking Interval DLL Locking Interval (1024 Cycles) Normal Operation K K VDD VDDQ VREF Doff Power-Up Sequence (Doff tied High) Power UP Interval Unstable Clocking Interval Stop Clock Interval 30ns Min DLL Locking Interval (1024 Cycles) Normal Operation K K VDD VDDQ VREF Doff Note: If the frequency is changed, DLL reset is required. After reset, a minimum of 1024 cycles is required for DLL lock. Rev: 1.01 9/2005 9/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Special Functions Byte Write and Nybble Write Control Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with a particular byte (e.g., BW0 controls D0-D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low during the data in sample times in a write sequence. Each write enable command and write address loaded into the RAM provides the base address for a 2 beat data transfer. The x18 version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any write sequence. Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, "Nybble Write Enable" and "NBx" may be substituted in all the discussion above. Example x18 RAM Write Sequence using Byte Write Enables Data In Sample Time Beat 1 Beat 2 BW0 0 1 BW1 1 0 D0-D8 Data In Don't Care D9-D17 Don't Care Data In Resulting Write Operation Byte 1 D0-D8 Written Beat 1 Byte 2 D9-D17 Unchanged Byte 3 D0-D8 Unchanged Beat 2 Byte 4 D9-D17 Written Output Register Control SigmaQuad-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output Register Clock inputs, C and C. The Output Register Clock inputs can be used to make small phase adjustments in the firing of the output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K and K clocks. If the C and C clock inputs are tied high, the RAM reverts to K and K control of the outputs, allowing the RAM to function as a conventional pipelined read SRAM. Rev: 1.01 9/2005 10/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Example Four Bank Depth Expansion Schematic R3 W3 R2 W2 R1 W1 R0 W0 A0-An K D1-Dn Bank 0 A W R K D C C Q1-Qn CQ0 CQ1 CQ2 CQ3 CQ Q Bank 1 A W R K D C CQ Q Bank 2 A W R K D C CQ Q Bank 3 A W R K D C CQ Q Note: For simplicity BWn, NWn, K, and C are not shown. Rev: 1.01 9/2005 11/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. 2x2B2 SigmaQuad-II SRAM Depth Expansion Read A Write B Read C Write D Read E Write F Read G Write H Read I Write J Read K Write L NOP Rev: 1.01 9/2005 A B C D E F G H I J K L F F+1 H H+1 J J+1 F F+1 H H+1 J J+1 B B+1 D D+1 L L+1 B B+1 D D+1 L L+1 A A+1 G G+1 I I+1 C C+1 E E+1 K K Address R(Bank1) R(Bank2) W(Bank1) W(Bank2) BWx(Bank1) 12/35 D(Bank1) BWx(Bank2) D(Bank2) C(Bank1) C(Bank1) Q(Bank1) Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. CQ(Bank1) CQ(Bank1) C(Bank2) C(Bank2) Q(Bank2) CQ(Bank2) Preliminary GS8662Q08/09/18/36E-300/250/200/167 (c) 2005, GSI Technology CQ(Bank2) Preliminary GS8662Q08/09/18/36E-300/250/200/167 FLXDrive-II Output Driver Impedance Control HSTL I/O SigmaQuad-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is between 150 and 300. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The SRAM's output impedance circuitry compensates for drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps. Updates of pull-down drive impedance occur whenever a driver is producing a "1" or is High-Z. Pull-up drive impedance is updated when a driver is producing a "0" or is High-Z. SigmaQuad-II B2 Coherency and Pass Through Functions Because the SigmaQuad-II B2 read and write commands are loaded at the same time, there may be some confusion over what constitutes "coherent" operation. Normally, one would expect a RAM to produce the just-written data when it is read immediately after a write. This is true of the SigmaQuad-II B2 except in one case, as is illustrated in the following diagram. If the user holds the same address value in a given K clock cycle, loading the same address as a read address and then as a matching write address, the SigmaQuad-II B2 will read or "Pass-thru" the latest data input, rather than the data from the previously completed write operation. SigmaQuad-II B2 Coherency and Pass Through Functions Dwg Rev. G K Read Write Read Write Read Write Read Write /K A B OI C OI D OO E OO F OO G OI H IO I OO Address OO /R /W /BWx DB0 DB1 6 DD0 8 DD1 2 DF0 7 DF1 1 DH0 9 DH1 3 DI0 4 D 5 C COHERENT PASS-THRU /C QA0 QA1 ? QC0 5 QC1 6 QE0 7 QE1 1 Q ? Rev: 1.01 9/2005 13/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Separate I/O SigmaQuad-II B2 SigmaQuad-II SRAM Read Truth Table A K (tn) X V R K (tn) 1 0 Output Next State K (tn) Deselect Read Q K (tn+1) Hi-Z Q0 Q K (tn+11/2) Hi-Z Q1 Notes: 1. X = Don't Care, 1 = High, 0 = Low, V = Valid. 2. R is evaluated on the rising edge of K. 3. Q0 and Q1 are the first and second data output transfers in a read. Separate I/O SigmaQuad-II B2 SigmaQuad-II SRAM Write Truth Table A K (tn + 1/2) V V V X X W K (tn) 0 0 0 0 1 BWn K (tn) 0 0 1 1 X BWn K (tn + 1/2) 0 1 0 1 X Input Next State K , K (tn), (tn + 1/2) Write Byte Dx0, Write Byte Dx1 Write Byte Dx0, Write Abort Byte Dx1 Write Abort Byte Dx0, Write Byte Dx1 Write Abort Byte Dx0, Write Abort Byte Dx1 Deselect D K (tn) D0 D0 X X X D K (tn + 1/2) D1 X D1 X X Notes: 1. X = Don't Care, H = High, L = Low, V = Valid. 2. W is evaluated on the rising edge of K. 3. D0 and D1 are the first and second data input transfers in a write. 4. BWn represents any of the Byte Write Enable inputs (BW0, BW1, etc.). Rev: 1.01 9/2005 14/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 x36 Byte Write Enable (BWn) Truth Table BW0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 BW1 BW2 BW3 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 D0-D8 Don't Care Data In Don't Care Data In Don't Care Data In Don't Care Data In Don't Care Data In Don't Care Data In Don't Care Data In Don't Care Data In D9-D17 Don't Care Don't Care Data In Data In Don't Care Don't Care Data In Data In Don't Care Don't Care Data In Data In Don't Care Don't Care Data In Data In D18-D26 Don't Care Don't Care Don't Care Don't Care Data In Data In Data In Data In Don't Care Don't Care Don't Care Don't Care Data In Data In Data In Data In D27-D35 Don't Care Don't Care Don't Care Don't Care Don't Care Don't Care Don't Care Don't Care Data In Data In Data In Data In Data In Data In Data In Data In x18 Byte Write Enable (BWn) Truth Table BW0 BW1 1 0 1 0 1 1 0 0 D0-D8 Don't Care Data In Don't Care Data In D9-D17 Don't Care Don't Care Data In Data In x8 Nybble Write Enable (NWn) Truth Table NW0 NW1 1 0 1 0 1 1 0 0 D0-D3 Don't Care Data In Don't Care Data In D4-D7 Don't Care Don't Care Data In Data In Rev: 1.01 9/2005 15/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 State Diagram Power-Up Read NOP READ WRITE Write NOP READ WRITE READ Load New Read Address Always (Fixed) Load New Write Address Always (Fixed) WRITE READ WRITE DDR Read DDR Write Notes: 1. Internal burst counter is fixed as 1-bit linear (i.e., when first address is A0+), next internal burst address is A0+1. 2. "READ" refers to read active status with R = Low, "READ" refers to read inactive status with R = High. The same is true for "WRITE" and "WRITE". 3. Read and write state machine can be active simultaneously. 4. State machine control timing sequence is controlled by K. Rev: 1.01 9/2005 16/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Absolute Maximum Ratings (All voltages reference to VSS) Symbol VDD VDDQ VREF VI/O VIN IIN IOUT TJ TSTG Description Voltage on VDD Pins Voltage in VDDQ Pins Voltage in VREF Pins Voltage on I/O Pins Voltage on Other Input Pins Input Current on Any Pin Output Current on Any I/O Pin Maximum Junction Temperature Storage Temperature Value -0.5 to 2.9 -0.5 to VDD -0.5 to VDDQ -0.5 to VDDQ +0.5 ( 2.9 V max.) -0.5 to VDDQ +0.5 ( 2.9 V max.) +/-100 +/-100 125 -55 to 125 Unit V V V V V mA dc mA dc o o C C Note: Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component. Recommended Operating Conditions Power Supplies Parameter Supply Voltage I/O Supply Voltage Reference Voltage Symbol VDD VDDQ VREF Min. 1.7 1.4 0.68 Typ. 1.8 1.5 -- Max. 1.9 VDD 0.95 Unit V V V Notes: 1. The power supplies need to be powered up simultaneously or in the following sequence: VDD, VDDQ, VREF, followed by signal inputs. The power down sequence must be the reverse. VDDQ must not exceed VDD. 2. Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device. Operating Temperature Parameter Ambient Temperature (Commercial Range Versions) Ambient Temperature (Industrial Range Versions) Symbol TA TA Min. 0 -40 Typ. 25 25 Max. 70 85 Unit C C Rev: 1.01 9/2005 17/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 HSTL I/O DC Input Characteristics Parameter DC Input Logic High DC Input Logic Low Symbol VIH (dc) VIL (dc) Min VREF + 0.1 -0.3 Max VDD + 0.3 VREF - 0.1 Units V V Notes 1 1 Notes: 1. Compatible with both 1.8 V and 1.5 V I/O drivers 2. These are DC test criteria. DC design criteria is VREF 50 mV. The AC VIH/VIL levels are defined separately for measuring timing parameters. 3. VIL (Min)DC = -0.3 V, VIL(Min)AC = -1.5 V (pulse width 3 ns). 4. VIH (Max)DC = VDDQ + 0.3 V, VIH(Max)AC = VDDQ + 0.85 V (pulse width 3 ns). HSTL I/O AC Input Characteristics Parameter AC Input Logic High AC Input Logic Low VREF Peak to Peak AC Voltage Symbol VIH (ac) VIL (ac) VREF (ac) Min VREF + 200 -- -- Max -- VREF - 200 5% VREF (DC) Units mV mV mV Notes 3,4 3,4 1 Notes: 1. The peak to peak AC component superimposed on VREF may not exceed 5% of the DC component of VREF. 2. To guarantee AC characteristics, VIH,VIL, Trise, and Tfall of inputs and clocks must be within 10% of each other. 3. For devices supplied with HSTL I/O input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers. Undershoot Measurement and Timing VIH Overshoot Measurement and Timing 20% tKHKH VDD + 1.0 V VSS 50% VSS - 1.0 V 20% tKHKH 50% VDD VIL Rev: 1.01 9/2005 18/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Capacitance (TA = 25oC, f = 1 MHZ, VDD = 1.8 V) Parameter Input Capacitance Output Capacitance Clock Capacitance Note: This parameter is sample tested. Symbol CIN COUT CCLK Test conditions VIN = 0 V VOUT = 0 V VIN = 0 V Typ. 4 6 5 Max. 5 7 6 Unit pF pF pF AC Test Conditions Parameter Input high level Input low level Max. input slew rate Input reference level Output reference level Note: Test conditions as specified with output loading as shown unless otherwise noted. Conditions 1.25 V 0.25 V 2 V/ns 0.75 V VDDQ/2 AC Test Load Diagram DQ 50 VT = VDDQ/2 RQ = 250 (HSTL I/O) VREF = 0.75 V Input and Output Leakage Characteristics Parameter Input Leakage Current (except mode pins) Doff Output Leakage Current Symbol IIL IINDOFF IOL Test Conditions VIN = 0 to VDD VDD VIN VIL 0 V VIN VIL Output Disable, VOUT = 0 to VDDQ Min. -2 uA -2 uA -2 uA -2 uA Max 2 uA 2 uA 2 uA 2 uA Notes Rev: 1.01 9/2005 19/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Programmable Impedance HSTL Output Driver DC Electrical Characteristics Parameter Output High Voltage Output Low Voltage Output High Voltage Output Low Voltage Symbol VOH1 VOL1 VOH2 VOL2 Min. VDDQ/2 - 0.12 VDDQ/2 - 0.12 VDDQ - 0.2 Vss Max. VDDQ/2 + 0.12 VDDQ/2 + 0.12 VDDQ 0.2 Units V V V V Notes 1, 3 2, 3 4, 5 4, 6 Notes: 1. IOH = (VDDQ/2) / (RQ/5) +/- 15% @ VOH = VDDQ/2 (for: 175 RQ 350). 2. IOL = (VDDQ/2) / (RQ/5) +/- 15% @ VOL = VDDQ/2 (for: 175 RQ 350). 3. Parameter tested with RQ = 250 and VDDQ = 1.5 V or 1.8 V 4. Minimum Impedance mode, ZQ = VSS 5. IOH = -1.0 mA 6. IOL = 1.0 mA Operating Currents -300 Parameter Symbol Test Conditions 0 to 70C 900 mA -250 -40 to 85C 0 to 70C 800 mA -200 -40 to 85C 0 to 70C 670 mA -167 -40 to 85C 0 to 70C 590 mA -40 to 85C 610 mA Notes Operating Current (x36): DDR Operating Current (x18): DDR Operating Current (x9): DDR Operating Current (x8): DDR IDD IDD IDD IDD VDD = Max, IOUT = 0 mA Cycle Time tKHKH Min VDD = Max, IOUT = 0 mA Cycle Time tKHKH Min VDD = Max, IOUT = 0 mA Cycle Time tKHKH Min VDD = Max, IOUT = 0 mA Cycle Time tKHKH Min Device deselected, IOUT = 0 mA, f = Max, 920 mA 820 mA 690 mA 2, 3 2, 3 2, 3 2, 3 840 mA 860 mA 740 mA 760 mA 620 mA 640 mA 550 mA 570 mA 840 mA 860 mA 740 mA 760 mA 620 mA 640 mA 550 mA 570 mA 840 mA 860 mA 740 mA 760 mA 620 mA 640 mA 550 mA 570 mA Standby Current (NOP): DDR ISB1 All Inputs 0.2 V or VDD - 0.2 V 330 mA 340 mA 300 mA 310 mA 280 mA 290 mA 260 mA 270 mA 2, 4 Notes: 1. 2. 3. 4. Power measured with output pins floating. Minimum cycle, IOUT = 0 mA Operating current is calculated with 50% read cycles and 50% write cycles. Standby Current is only after all pending read and write burst operations are completed. Rev: 1.01 9/2005 20/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 AC Electrical Characteristics Parameter Clock K, K Clock Cycle Time C, C Clock Cycle Time tKC Variable K, K Clock High Pulse Width C, C Clock High Pulse Width K, K Clock Low Pulse Width C, C Clock Low Pulse Width K to K High C to C High K, K Clock High to C, C Clock High DLL Lock Time K Static to DLL reset tKHKH tCHCH tKCVar tKHKL tCHCL tKLKH tCLCH tKHKH tKHCH tKCLock tKCReset tKHQV tCHQV tKHQX tCHQX tKHCQV tCHCQV tKHCQX tCHCQX tCQHQV tCQHQX tKHQZ tCHQZ tKHQX1 tCHQX1 tAVKH tIVKH tDVKH 3.3 -- 1.32 1.32 1.49 0 1024 30 4.2 0.2 -- -- -- 1.45 -- -- 4.0 -- 1.6 1.6 1.8 0 1024 30 6.3 0.2 -- -- -- 1.8 -- -- 5.0 -- 2.0 2.0 2.2 0 1024 30 7.88 0.2 -- -- -- 2.3 -- -- 6.0 -- 2.4 2.4 2.7 0 1024 30 8.4 0.2 -- -- -- 2.8 -- -- ns ns ns ns ns ns cycle ns 6 5 Symbol -300 Min Max Min -250 Max Min -200 Max Min -167 Max Units Notes Output Times K, K Clock High to Data Output Valid C, C Clock High to Data Output Valid K, K Clock High to Data Output Hold C, C Clock High to Data Output Hold K, K Clock High to Echo Clock Valid C, C Clock High to Echo Clock Valid K, K Clock High to Echo Clock Hold C, C Clock High to Echo Clock Hold CQ, CQ High Output Valid CQ, CQ High Output Hold K Clock High to Data Output High-Z C Clock High to Data Output High-Z K Clock High to Data Output Low-Z C Clock High to Data Output Low-Z -- -0.45 -- -0.45 -- -0.27 -- -0.45 0.45 -- 0.45 -- 0.27 -- 0.45 -- -- -0.45 -- -0.45 -- -0.30 -- -0.45 0.45 -- 0.45 -- 0.30 -- 0.45 -- -- -0.45 -- -0.45 -- -0.35 -- -0.45 0.45 -- 0.45 -- 0.35 -- 0.45 -- -- -0.5 -- -0.5 -- -0.40 -- -0.5 0.5 -- 0.5 -- 0.40 -- 0.5 -- ns ns ns ns ns ns ns ns 7 7 3 3 3 3 Setup Times Address Input Setup Time Control Input Setup Time Data Input Setup Time 0.3 0.3 0.3 -- -- -- 0.35 0.35 0.35 -- -- -- 0.4 0.4 0.4 -- -- -- 0.5 0.5 0.5 -- -- -- ns ns ns 2 Rev: 1.01 9/2005 21/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 AC Electrical Characteristics (Continued) Parameter Hold Times Address Input Hold Time Control Input Hold Time Data Input Hold Time tKHAX tKHIX tKHDX 0.3 0.3 0.3 -- -- -- 0.35 0.35 0.35 -- -- -- 0.4 0.4 0.4 -- -- -- 0.5 0.5 0.5 -- -- -- ns ns ns Symbol -300 Min Max Min -250 Max Min -200 Max Min -167 Max Units Notes Notes: 1. 2. 3. 4. All Address inputs must meet the specified setup and hold times for all latching clock edges. Control singles are R, W, BW0, BW1, and (NW0, NW1 for x8) and (BW2, BW3 for x36). If C, C are tied high, K, K become the references for C, C timing parameters To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70C, 1.7 V). It is not possible for two SRAMs on the same board to be at such different voltages and temperatures. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge. VDD slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once VDD and input clock are stable. Echo clock is very tightly controlled to data valid/data hold. By design, there is a 0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard bands and test setup variations. 5. 6. 7. Rev: 1.01 9/2005 22/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. K and K Controlled Read-Write-Read Timing Diagram Read A Write B KHKL KHKH KLKH NOP Read C Read D Write E Write F Read G Write H NOP Rev: 1.01 9/2005 KHKHbar AVKH A IVKH KHIX B C D E F G H KHAX IVKH KHIX KHIX IVKH DVKH B KHCQV KHCQX B+1 E E+1 F KHDX F+1 H H+1 KHCQV KHCQX CQHQX KHQX1 A A+1 KHQX CQHQV C C+1 D D+1 KHQV KHQZ G K K Address R W 23/35 BWx D CQ Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. CQ Q Preliminary GS8662Q08/09/18/36E-300/250/200/167 (c) 2005, GSI Technology C and C Controlled Read-Write-Read Timing Diagram Read A Write B KHKL KHKH KLKH NOP Write C Read D Write E Read F Write G Read H NOP Rev: 1.01 9/2005 KHKHbar AVKH KHAX A IVKH KHIX B C D E F G H IVKH KHIX IVKH KHIX DVKH B KHKL KHKH KLKH B+1 C C+1 E E+1 KHDX G G+1 KHKHbar CHQX1 A CHCQV CHCQX CQHQX CQHQV A+1 CHQZ CHQV D D+1 CHQX F F+1 H CHCQV CHCQX K K Address R W 24/35 BWx D C Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. C Q CQ Preliminary GS8662Q08/09/18/36E-300/250/200/167 (c) 2005, GSI Technology CQ Preliminary GS8662Q08/09/18/36E-300/250/200/167 JTAG Port Operation Overview The JTAG Port on this RAM operates in a manner that is compliant with the current IEEE Standard, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with VDD. The JTAG output drivers are powered by VDD. Disabling the JTAG Port It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits.To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either VDD or VSS. TDO should be left unconnected. JTAG Pin Descriptions Pin TCK TMS Pin Name Test Clock Test Mode Select I/O In In Description Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK. The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level. The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level. TDI Test Data In In TDO Test Data Out Output that is active depending on the state of the TAP state machine. Output changes in Out response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO. Note: This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up. JTAG Port Registers Overview The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins. Instruction Register The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state. Bypass Register The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible. Rev: 1.01 9/2005 25/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Boundary Scan Register The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register. JTAG TAP Block Diagram * * * 108 * * * * * * * * 1 Boundary Scan Register 0 Bypass Register 210 0 Instruction Register TDI ID Code Register 31 30 29 TDO * *** 210 Control Signals TMS TCK Test Access Port (TAP) Controller Identification (ID) Register The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins. Rev: 1.01 9/2005 26/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 ID Register Contents Bit # x36 x18 x9 x8 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 X X X X X X X X X X X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 1 0 1 1 1 0 0 1 1 0 0 0 0 0 011011001 0 011011001 0 011011001 0 011011001 0 1 1 1 1 Tap Controller Instruction Set Overview There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers. When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table. Rev: 1.01 9/2005 27/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 JTAG Tap Controller State Diagram 1 Test Logic Reset 0 1 1 1 0 Run Test Idle Select DR 0 1 Select IR 0 1 Capture DR 0 Capture IR 0 Shift DR 1 1 0 1 Shift IR 1 0 Exit1 DR 0 Exit1 IR 0 Pause DR 1 0 Pause IR 1 0 Exit2 DR 1 0 Exit2 IR 1 0 Update DR 1 0 1 Update IR 0 Instruction Descriptions BYPASS When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path. SAMPLE/PRELOAD SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins. Rev: 1.01 9/2005 28/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 EXTEST EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins. Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state. Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated. IDCODE The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state. SAMPLE-Z If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (highZ) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state. RFU These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction. JTAG TAP Instruction Set Summary Instruction EXTEST IDCODE SAMPLE-Z RFU SAMPLE/ PRELOAD RFU RFU BYPASS Code 000 001 010 011 100 101 110 111 Description Places the Boundary Scan Register between TDI and TDO. Preloads ID Register and places it between TDI and TDO. Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z. Do not use this instruction; Reserved for Future Use. Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Do not use this instruction; Reserved for Future Use. Do not use this instruction; Reserved for Future Use. Places Bypass Register between TDI and TDO. Notes 1 1, 2 1 1 1 1 1 1 Notes: 1. Instruction codes expressed in binary, MSB on left, LSB on right. 2. Default instruction automatically loaded at power-up and in test-logic-reset state. Rev: 1.01 9/2005 29/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 JTAG Port Recommended Operating Conditions and DC Characteristics Parameter Power Supply Voltage Input High Voltage Input Low Voltage Output High Voltage (IOH = -2 mA) Output Low Voltage (IOL = 2 mA) Note: The input level of SRAM pin is to follow the SRAM DC specification. Symbol VDDQ VIH VIL VOH VOL Min. 1.7 1.3 -0.3 1.4 VSS Typ. 1.8 -- -- -- -- Max. 1.9 VDD + 0.3 0.5 VDD 0.4 Unit V V V V V JTAG Port AC Test Conditions Parameter Input High/Low Level Input Rise/Fall Time Input and Output Timing Reference Level Notes: 1. Distributed scope and test jig capacitance. 2. Test conditions as shown unless otherwise noted. Symbol VIH/VIL TR/TF Min 1.3/0.5 1.0/1.0 0.9 Unit V ns V Rev: 1.01 9/2005 30/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 JTAG Port Timing Diagram tTKC TCK tTH tTS TDI tTH tTS TMS tTKQ TDO tTH tTS Parallel SRAM input tTKH tTKL JTAG Port AC Electrical Characteristics Parameter TCK Cycle Time TCK High Pulse Width TCK Low Pulse Width TMS Input Setup Time TMS Input Hold Time TDI Input Setup Time TDI Input Hold Time SRAM Input Setup Time SRAM Input Hold Time Clock Low to Output Valid Symbol tCHCH tCHCL tCLCH tMVCH tCHMX tDVCH tCHDX tSVCH tCHSX tCLQV Min. 50 20 20 5 5 5 5 5 5 0 Max -- -- -- -- -- -- -- -- -- 10 Unit ns ns ns ns ns ns ns ns ns ns Rev: 1.01 9/2005 31/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Package Dimensions--165-Bump FPBGA (Package E) A1 CORNER TOP VIEW BOTTOM VIEW O0.10 M C O0.25 M C A B O0.40~0.60 (165x) A1 CORNER 1 2 3 4 5 6 7 8 9 10 11 A B C D E F G H J K L M N P R 11 10 9 8 7 6 5 4 3 2 1 A B C D E F G H J K L M N P R 1.0 10.0 B 0.20(4x) 150.05 1.0 170.05 14.0 A Rev: 1.01 9/2005 0.36~0.46 1.50 MAX. C SEATING PLANE 0.20 C 32/35 1.0 1.0 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Ordering Information--GSI SigmaQuad-II SRAM Org 2M x 36 2M x 36 2M x 36 2M x 36 2M x 36 2M x 36 2M x 36 2M x 36 4M x 18 4M x 18 4M x 18 4M x 18 4M x 18 4M x 18 4M x 18 4M x 18 8M x 9 8M x 9 8M x 9 8M x 9 8M x 9 8M x 9 8M x 9 8M x 9 8M x 8 8M x 8 8M x 8 8M x 8 8M x 8 8M x 8 Part Number1 GS8662Q36E-300 GS8662Q36E-250 GS8662Q36E-200 GS8662Q36E-167 GS8662Q36E-300I GS8662Q36E-250I GS8662Q36E-200I GS8662Q36E-167I GS8662Q18E-300 GS8662Q18E-250 GS8662Q18E-200 GS8662Q18E-167 GS8662Q18E-300I GS8662Q18E-250I GS8662Q18E-200I GS8662Q18E-167I GS8662Q09E-300 GS8662Q09E-250 GS8662Q09E-200 GS8662Q09E-167 GS8662Q09E-300I GS8662Q09E-250I GS8662Q09E-200I GS8662Q09E-167I GS8662Q08E-300 GS8662Q08E-250 GS8662Q08E-200 GS8662Q08E-167 GS8662Q08E-300I GS8662Q08E-250I Type SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM Package 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA 165-bump BGA Speed (MHz) 300 250 200 167 300 250 200 167 300 250 200 167 300 250 200 167 300 250 200 167 300 250 200 167 300 250 200 167 300 250 TA3 C C C C I I I I C C C C I I I I C C C C I I I I C C C C I I Notes: 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8662x36E-200T. 2. TA = C = Commercial Temperature Range. TA = I = Industrial Temperature Range. Rev: 1.01 9/2005 33/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Ordering Information--GSI SigmaQuad-II SRAM Org 8M x 8 8M x 8 2M x 36 2M x 36 2M x 36 2M x 36 2M x 36 2M x 36 2M x 36 2M x 36 4M x 18 4M x 18 4M x 18 4M x 18 4M x 18 4M x 18 4M x 18 4M x 18 8M x 9 8M x 9 8M x 9 8M x 9 8M x 9 8M x 9 8M x 9 8M x 9 8M x 8 8M x 8 8M x 8 8M x 8 Part Number1 GS8662Q08E-200I GS8662Q08E-167I GS8662Q36GE-300 GS8662Q36GE-250 GS8662Q36GE-200 GS8662Q36GE-167 GS8662Q36GE-300I GS8662Q36GE-250I GS8662Q36GE-200I GS8662Q36GE-167I GS8662Q18GE-300 GS8662Q18GE-250 GS8662Q18GE-200 GS8662Q18GE-167 GS8662Q18GE-300I GS8662Q18GE-250I GS8662Q18GE-200I GS8662Q18GE-167I GS8662Q09GE-300 GS8662Q09GE-250 GS8662Q09GE-200 GS8662Q09GE-167 GS8662Q09GE-300I GS8662Q09GE-250I GS8662Q09GE-200I GS8662Q09GE-167I GS8662Q08GE-300 GS8662Q08GE-250 GS8662Q08GE-200 GS8662Q08GE-167 Type SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM Package 165-bump BGA 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA Speed (MHz) 200 167 300 250 200 167 300 250 200 167 300 250 200 167 300 250 200 167 300 250 200 167 300 250 200 167 300 250 200 167 TA3 I I C C C C I I I I C C C C I I I I C C C C I I I I C C C C Notes: 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8662x36E-200T. 2. TA = C = Commercial Temperature Range. TA = I = Industrial Temperature Range. Rev: 1.01 9/2005 34/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Preliminary GS8662Q08/09/18/36E-300/250/200/167 Ordering Information--GSI SigmaQuad-II SRAM Org 8M x 8 8M x 8 8M x 8 8M x 8 Part Number1 GS8662Q08GE-300I GS8662Q08GE-250I GS8662Q08GE-200I GS8662Q08GE-167I Type SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM SigmaQuad-II SRAM Package RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA RoHS-compliant 165-bump BGA Speed (MHz) 300 250 200 167 TA3 I I I I Notes: 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8662x36E-200T. 2. TA = C = Commercial Temperature Range. TA = I = Industrial Temperature Range. Rev: 1.01 9/2005 35/35 (c) 2005, GSI Technology Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. |
Price & Availability of GS8662Q08E-167
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |